

## 36V, 10A Step-Down Switching Regulator

#### 1 Features

- 4.5V to 36V wide operating input range
- 10A continuous output current capability
- Dynamical programming of output current and Output voltage using PWM signal or analog signal
- Adjustable Switching Frequency using resistor
- Frequency dithering for good EMI performance
- Integrated 2-A MOSFET Gate Drivers
- Comprehensive protection features including Output Short Protection (OSP), Cycle-by-Cycle input and output Peak Current Limit, thermal regulation, thermal shutdown, input UVLO, input OVP, output OVP etc.
- Output Average Current Limiting with stable CC loop
- 5V/55mA low I<sub>g</sub> LDO to power system MCU
- QFN4x4-20 Package

### 2 Applications

- Automotive Start-Stop Systems
- Industrial PC Power Supplies
- USB Power Delivery

## 3 Description

PL56001 is a PWM controller, designed for high performance synchronous Buck DC/DC applications with input voltages 4.5 V to 32 V (36 V maximum).

PL56001 employs Constant ON time control. The switching frequency could be set to 150kHz, 300kHz, 600kHz or 1200kHz based on different resistor value between FREQ pin and GND pin. The device also features a programmable soft-start function and offers all kinds of protection features including cycle-by-cycle current limiting, input under voltage lockout (UVLO), output over voltage protection (OVP), input Over Voltage Protection, thermal shutdown and output short protection etc.

PL56001 provides voltage control loop, constant current loop, and thermal regulation loop.

### **4 Typical Application Schematic**




Fig. 1 Application Schematic



## **5 Pin Configuration and Functions**




Fig. 2 Pin-Function (QFN4X4-20)

| Pin    |      | <b>-</b>  |
|--------|------|---|
| Number | Name | - Description   |
| 1      | VADJ | Connect a 0-2V analog voltage or a PWM signal to program voltage reference on VREF pin. Connect this pin to VDD will force VREF to constant 2V.   |
| 2      | IADJ | Connect a 0-2V analog voltage or a PWM signal to program voltage reference on IREF pin. Connect this pin to VDD will force IREF to 2V.  |
| 3      | IREF | Reference voltage for input and output current limiting loop.   |
| 4      | VREF | Voltage reference for voltage control loop  |
| 5      | LDO  | Low quiescent current 5V/55mA LDO. Directly powered from VIN pin. LDO can be used as power supply for application processor such as MCU. When EN is low, only this LDO will be active to power MCU and keep low quiescent current for the whole system. |
| 6      | AGND |   |
| 7      | FREQ | Connect to GND to set the switching frequency at 150kHz. Connect this pin to VDD to set switching frequency at 300kHz. Connect to a resistor divider between VDD and GND to set frequency to 600k and 1200k Hz.   |
| 8      | COMP | Error Amplifier output.   |
| 9      | FB   | VBUS voltage feedback. Connect a resistor divider between VBUS and GND to FB to program VBUS voltage in battery discharging mode.   |
| 10     | CSN  | he minus input of output current sense.   |
| 11     | CSP  | The positive input of output current sense.   |
| 12     | VBUS | VBUS voltage  |
| 13     | VCC  | 6.6V power supply for high side and low side driver   |
| 14     | LG   | Low side MOSFET driver output.  |
| 15     | SW   | Connect this pin to the Switching point of the power stage.   |
| 16     | BST  | Boost pin for high side MOSFET driver.  |
| 17     | HG   | High side MOSFET driver.  |
| 18     | VIN  | Input voltage.  |
| 19     | EN   | Logic High will enable the converter. Logic Low will disable the whole PL56001 except LDO. Only LDO is working to power system MCU when EN is low. EN is pulled high internally by a high value resistor.   |
| 20     | VDD  | 5.4V power supply for PL56001 control core.   |

## **6 Device Marking Information**

| Part Number | Order Information | Package     | Package Qty | Top Marking     |
|-------------|-------------------|-------------|-------------|-----------------|
| PL56001     | PL56001IQN20      | QFN4x4 - 20 | 4000        | 56001<br>RAAYMD |

PL56001: Part Number

RAAYMD: RAA: LOT NO.; YMD: Package Date



## 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(Note1)</sup>

| PARAMETER               | MIN  | MAX | Unit |
|-------------------------|------|-----|------|
| VIN, VBUS, CSN, CSP, SW | -0.3 | 40  |      |
| HG, BST to SW           | -0.3 | 7   |      |
| LG, VCC to GND          | -0.3 | 7   | V    |
| CSP to CSN              | -0.3 | 0.6 | V    |
| VBUS to CSP, CSN        | -0.3 | 0.6 |      |
| Other Pins to GND       | -0.3 | 6   |      |

## 7.2 Handling Ratings

| PARAMETER        | DEFINITION                | MIN | MAX  | UNIT |
|------------------|---------------------------|-----|------|------|
| T <sub>ST</sub>  | Storage Temperature Range | -65 | 150  | °C   |
| TJ               | Junction Temperature      |     | +150 | °C   |
| T∟               | Lead Temperature          |     | +260 | °C   |
| V <sub>ESD</sub> | HBM Human body model      |     | 2    | kV   |

## 7.3 Recommended Operating Conditions (Note 2)

|                | PARAMETER  | MIN | MAX  | Unit |
|----------------|--|-----|------|------|
| Input Voltages | VIN , VBUS   | 3.6 | 32   | V    |
| Temperature    | Operating junction temperature range, T <sub>J</sub> | -40 | +125 | °C   |

## 7.4 Thermal Information<sup>(Note 3)</sup>

| Symbol          | Description                            | QFN4X4-32 | Unit |
|-----------------|--|-----------|------|
| $\theta_{JA}$   | Junction to ambient thermal resistance | 44        | °C/W |
| θ <sub>JC</sub> | Junction to case thermal resistance 9  |           | C/VV |

#### Notes:

- 1) Exceeding these ratings may damage the device.
  2) The device function is not guaranteed outside of the recommended operating conditions.
  3) Measured on approximately 1" square of 1 oz copper.



## **7.5 Electrical Characteristics** (Typical at VIN = 12V, T<sub>J</sub> =25°C, unless otherwise noted.)

| VIN   | Supply voltages               | PARAMETER                              | CONDITION               | MIN | TYP  | MAX         | UNIT  |  |
|---|-------------------------------|--|-------------------------|-----|------|-------------|-------|--|
| Inc.   VIN   Supply Current   No Switching, FB=2.1V   1000   UA   | VIN                           | Input voltage                          |                         | 4.5 |      | 32          | V     |  |
| VEUS  | Io VIN                        | VIN Shutdown Current                   | ·                       |     |      |             | uA    |  |
| Value   |                               | 1111                                   | No Switching, FB=2.1V   |     | 1000 |             |       |  |
| Incomposition   Value   Valu  | VBUS                          |  |                         | 2   |      | 30          |       |  |
| Vicc  |                               | VBUS Shutdown Current                  |                         |     | 15   |             | uA    |  |
| Victo   | I <sub>Q</sub> _VBUS          | VBUS Supply Current                    |                         |     | 1200 |             | uA    |  |
| Victor   LDO output voltage   | Vycc                          | Driver power supply voltage            |                         |     | 6.6  |             | V     |  |
| Victor   V  |                               |  |                         |     |      |             |       |  |
| Ligo  |                               |  |                         |     |      |             | •     |  |
| VIN_UV_O/EN   |                               |  |                         |     |      | 55          | •     |  |
| VIN UNLO Rising   |                               |  | 1 250 41                |     |      |             |       |  |
| \( \text{VBUS_LDV} \) UVLO Hysteresis   300 mV \\ \text{VBUS_UVLO Rising} \) UVLO Hysteresis   3.5    V \\ \text{VBUS_UVLO Rising} \) UVLO Hysteresis   3.00 mV \\ \text{Vext_operation Threshold} \)   1.1    1.2    1.3    V \\ \text{Vext_operation Threshold} \]   VREF voltage in discharge mode   VADJ connected to VDD   2    V \\ \text{Vext_operation Vext_operation} \]   VREF voltage in charge mode   VADJ connected to VDD   1.8    V \\ \text{Vext_operation Threshold} \]   VPW M low voltage in discharging mode   VADJ connected to VDD   1.8    V \\ \text{Vext_operation Threshold} \]   VPS regulation voltage in discharging mode   VADJ connected to VDD   1.8    V \\ \text{Vext_operation Threshold} \]   VPS regulation voltage in discharging mode   VADJ connected to VDD   1.8    V \\ \text{Vext_operation Threshold} \]   VPS regulation voltage in discharging mode   VADJ connected to VDD   VADJ connect |                               | VIN UVLO Rising                        |                         |     | 3.5  |             | V     |  |
| VBUS_UV   | VIN_UV                        |  |                         |     |      |             | mV    |  |
| UVLO Hysteresis   | \/DLI0                        |  |                         |     |      |             |       |  |
| Process   Process   Process   Process   Process   Process   Process   | ARO2 <sup>-0A</sup>           |  |                         |     | 300  |             | mV    |  |
| Marker   M  | 1/                            |  |                         | 1.1 | 1.2  | 1.3         | V     |  |
| VNEF   Note   VNEF voltage in discharge mode   VADJ connected to VDD   2   V VNEF chg   VREF voltage in charge mode   VADJ connected to VDD   1.8   V VOET control loop   VFB regulation voltage in discharging mode   FB voltage   2   V   | V <sub>EN_UV</sub>            | Hysteresis                             |                         |     | 200  |             | mV    |  |
| Vyres _ chg         VREF voltage in charge mode         VADJ connected to VDD         1.8         V           Control loop           VFB         VFB regulation voltage in discharging mode         FB voltage         2         V           Dmax         Maximum Duty Cycle (Nole 4)         92         %           GmEA         Error amplifier gm         450         uS           Islnik         COMP sink/source current         VFB=VREF+100mV         15         uA           Ispunce         COMP source current         VFB=VREF+100mV         20         uA           Ispunce         COMP source current         VFB=VREF+100mV         15         uA           Ispunce         COMP sink/source current         VFB=VREF+100mV         15         uA           Ispunce         COMP sink/source current         VFB=VREF+100mV         15         uA           Ispunce         COMP sink/source current         FREQ 0-0.4V, short FREQ pin to VDD.         no         KHz           FREW         Switching Frequency         FREQ 1.8-5.4V, short FREQ pin to VDD.         1200         KHz           FREQ 1.8-5.4V, short FREQ pin to VDD.         FREQ 0.4-0.85V pin to VDD.         600         KHz           Current Limit, VcsP2- VcsN2         VcsP2-VcsN2 <td< td=""><td>VREF</td><td></td><td></td><td></td><td></td><td></td><td>•</td></td<>   | VREF                          |  |                         |     |      |             | •     |  |
| Vyres _ chg         VREF voltage in charge mode         VADJ connected to VDD         1.8         V           Control loop           VFB         VFB regulation voltage in discharging mode         FB voltage         2         V           Dmax         Maximum Duty Cycle (Nole 4)         92         %           GmEA         Error amplifier gm         450         uS           Islnik         COMP sink/source current         VFB=VREF+100mV         15         uA           Ispunce         COMP source current         VFB=VREF+100mV         20         uA           Ispunce         COMP source current         VFB=VREF+100mV         15         uA           Ispunce         COMP sink/source current         VFB=VREF+100mV         15         uA           Ispunce         COMP sink/source current         VFB=VREF+100mV         15         uA           Ispunce         COMP sink/source current         FREQ 0-0.4V, short FREQ pin to VDD.         no         KHz           FREW         Switching Frequency         FREQ 1.8-5.4V, short FREQ pin to VDD.         1200         KHz           FREQ 1.8-5.4V, short FREQ pin to VDD.         FREQ 0.4-0.85V pin to VDD.         600         KHz           Current Limit, VcsP2- VcsN2         VcsP2-VcsN2 <td< td=""><td>V<sub>VREF_Dischg</sub></td><td>VREF voltage in discharge mode</td><td>VADJ connected to VDD</td><td></td><td>2</td><td></td><td>V</td></td<>  | V <sub>VREF_Dischg</sub>      | VREF voltage in discharge mode         | VADJ connected to VDD   |     | 2    |             | V     |  |
| VFB         VFB regulation voltage in discharging mode         FB voltage         2         V           Dmax         Maximum Duty Cycle (Note 4)         92         %           GmEA         Error amplifier gm         450         uS           IsINK         COMP sink/source current         VFB=VREF+100mV         15         uA           IsinE         FB bias current         VFB=VREF-100mV         20         uA           IsinE         FB bias current         FB2 in regulation         100         nA           Frequency         FREQ 0-0.4V, short FREQ pin to VDD. FREQ 1.8-5.4V, short FREQ pin to VDD. FREQ 0.40-85V         600         KHz           FREQ 0.4-0.85V         600         KHZ         FREQ 0.40-85V         600         KHZ           Current Limit         Vcsp2- Vcsn2         Discharging mode         40         mV           NMOS Driver         Driver peak source current Limit, Vcsp2- Vcsn2         Discharging mode         40         mV           NMOS Driver         Driver peak source current         VBST-VSW=6.6V         2         A           I <sub>LDRV</sub> (Note 4)         Driver peak source current         VBST-VSW=6.6V         2         A           Driver peak sink current         VCC=6.6V         2 <td< td=""><td></td><td>VREF voltage in charge mode</td><td>VADJ connected to VDD</td><td></td><td>1.8</td><td></td><td>V</td></td<>   |                               | VREF voltage in charge mode            | VADJ connected to VDD   |     | 1.8  |             | V     |  |
| Versit  | Control loop                  |  |                         |     |      |             |       |  |
| Dmax GmeA         Maximum Duty Cycle (Note 4) GmeA         92 % GmeA           GmeA         Error amplifier gm         450 uS           Isink         COMP sink/Source current         VFB=VREF+100mV         15 uA           I <sub>SOURCE</sub> COMP source current         VFB=VREF-100mV         20 uA           I <sub>B</sub> FB bias current         FB2 in regulation         100 nA           Frequency         FREQ pin to WFB.         150 KHz           Fix         Exwitching Frequency         FREQ 0.0.4V, short FREQ pin to WFB.           Fix         Exwitching Frequency         FREQ 0.0.4V, short FREQ pin to WFB.           Fix         Exwitching Frequency         FREQ 0.0.4V, short FREQ pin to WFB.           Fix         Exwitching Frequency         FREQ 0.0.4V, short FREQ pin to WFB.           Fix         Expense of GND.         FREQ 0.8-3.4V, short FREQ pin to WFB.           Expense Switching Frequency         Bus average current Limit, Vcspan Switching mode         Au           ICLIM, BUS         Bus average current Limit, Vcspan Switching mode         Au           ILDRIV (Note 4)         Driver peak sou  | $V_{FB}$                      |  | FB voltage              |     | 2    |             | ٧     |  |
| GmEA         Error amplifier gm         450         uS              I <sub>SINK</sub> COMP sink/source current         VFB=VREF+100mV         15         uA           I <sub>SOURCE</sub> COMP source current         VFB=VREF-100mV         20         uA           I <sub>FB</sub> FB bias current         FB2 in regulation         100         nA           Frequency         FREQ 0-0.4V, short FREQ pin to GND.         150         KHz           FREQ 1.8-5.4V, short FREQ pin to VDD.         300         KHz           FREQ 0.4-0.85V         600         KHz           FREQ 0.8-5.1.8V         1200         KHZ           FREQ 0.8-5.1.8V         1200         KHZ           Current Limit, Vcsp2* Vcsp2         Discharging mode         40         mV           NMOS Driver         Driver peak source current         VBST-VSW=6.6V         2         A           I <sub>I-DRV</sub> (Note 4)         Driver peak source current         VBST-VSW=6.6V         2         A           I <sub>LDRV</sub> (Note 4)         Driver peak sink current         VCC=6.6V         2         A           V <sub>LDP</sub> (Note 4)         Driver peak sink current         VCC=6.6V         2         A           V <sub>LDV</sub> (Note 4)         UVLO         2 </td <td>Dmax</td> <td>Maximum Duty Cycle<sup>(Note 4)</sup></td> <td></td> <td></td> <td></td> <td>92</td> <td>%</td>  | Dmax                          | Maximum Duty Cycle <sup>(Note 4)</sup> |                         |     |      | 92          | %     |  |
| SINK   COMP sink/source current   VFB=VREF+100mV   15   |                               | Error amplifier gm                     |                         |     | 450  |             |       |  |
| SOURCE   COMP source current   VFB=VREF-100mV   20  |                               |  | VFB=VREF+100mV          | 1   |      |             |       |  |
| FB  |                               |  |                         |     |      |             | _     |  |
| Frequency   |                               |  |                         |     |      | 100         | nA    |  |
| Figure   Switching Frequency   FREQ 0-0.4V, short FREQ pin to GND.   FREQ 1.8-5.4V, short FREQ pin to VDD.   FREQ 0.4-0.85V   FREQ 0.4-0.85V   FREQ 0.4-0.85V   FREQ 0.85-1.8V   1200   KHZ   FREQ 0.85-1.8V   1200   KHZ   FREQ 0.85-1.8V   1200   KHZ   FREQ 0.85-1.8V   1200   KHZ   FREQ 0.85-1.8V   FREQ 0.85-1.8V   1200   KHZ   FREQ 0.85-1.8V   1200   FREQ 0.85-1.8V   1200   FREQ 0.85-1.8V   1200   FREQ 0.85-1.8V   FREQ 0.85-1.8V   FREQ 0.85-1.8V   1200   FREQ 0.85-  |                               |  |                         |     |      |             |       |  |
| Switching Frequency   | Trequency                     | I                                      | I EDEO O O AV. L. (EDEO | т   |      |             |       |  |
| Page  |                               |  |                         |     | 150  |             | KHz   |  |
| FREQ pin to VDD.   SUBSTITUTE   FREQ 0.4-0.85V   600   KHZ  |                               |  |                         | -   |      |             |       |  |
| FREQ 0.4-0.85V   600   KHZ  | F <sub>SW</sub>               | Switching Frequency                    |                         |     | 300  |             | KHz   |  |
| FREQ 0.85-1.8V         1200         KHZ           Current Limit           I <sub>CCLIM_BUS</sub> Bus average current Limit, V <sub>CSP2*</sub> V <sub>CSN2</sub> Discharging mode         40         mV           NMOS Driver           I <sub>LDRV</sub> (Note 4)         Driver peak source current         VBST-VSW=6.6V         2         A           Driver peak sink current         VBST-VSW=6.6V         2         A           Driver peak source current         VCC=6.6V         2         A           Driver peak sink current         VCC=6.6V         2         A           V <sub>BSTUV</sub> UVLO         2         V           UVLO         2         V           UVLO UVLO Hysteresis         300         mV           Output Protection           V <sub>OVP</sub> Output over voltage threshold         110         %           V <sub>UVP</sub> Output under voltage threshold         50         %           V <sub>TH_VADJ</sub> (Note 4)         VPWM low voltage         0.4         V           V <sub>TH_VADJ</sub> (Note 4)         VPWM high voltage         2.5         V  |                               |  |                         |     | 600  |             | KH7   |  |
| Current Limit           I <sub>CCLIM_BUS</sub> Bus average current Limit, V <sub>CSP2*</sub> V <sub>CSN2</sub> Discharging mode  |                               |  |                         |     |      |             |       |  |
| Discharging mode  | Current Limit                 |  | T T L Q 0.00 1.0 V      |     | 1200 |             | 13112 |  |
| NMOS Driver   Driver peak source current   VBST-VSW=6.6V   2  |                               | Rus average current Limit              | Discharging mode        |     | 40   |             | m\/   |  |
| NMOS Driver   Driver peak source current   VBST-VSW=6.6V   2  | I <sub>CCLIM_BUS</sub>        |  |                         |     |      |             | 111 V |  |
| Driver peak source current   VBST-VSW=6.6V   2  | NIMOO Deleses                 | * COFZ * CONZ                          | Charging mode           |     | - 00 |             |       |  |
| Driver peak sink current   VBST-VSW=6.6V   2  |                               | 1                                      |                         | _   |      |             |       |  |
| Driver peak suits current   VCC=6.6V   2  | (Note 4)                      | Driver peak source current             | VBST-VSW=6.6V           |     | 2    |             | Α     |  |
| Driver peak sink current   VCC=6.6V   2   | IHDRV                         | Driver peak sink current               | VBST-VSW=6.6V           |     | 2    |             | Α     |  |
| VBSTUV         UVLO         2         V           Output Protection           VOVP         Output over voltage threshold         110         %           VUVP         Output under voltage threshold         50         %           VADJ, IADJ           VTH_VADJ         VPWM low voltage         0.4         V           VPWM high voltage         2.5         V  | (Note 4)                      | Driver peak source current             | VCC=6.6V                |     | 2    |             | Α     |  |
| VBSTUV         UVLO Hysteresis         300         mV           Output Protection           VOVP         Output over voltage threshold         110         %           VUVP         Output under voltage threshold         50         %           VADJ, IADJ         VPWM low voltage         0.4         V           VTH_VADJ         VPWM high voltage         2.5         V  | I <sub>LDRV</sub>             | Driver peak sink current               | VCC=6.6V                |     | 2    |             | Α     |  |
| Output Protection         300         mV           V <sub>OVP</sub> Output over voltage threshold         110         %           V <sub>UVP</sub> Output under voltage threshold         50         %           VADJ, IADJ         VPWM low voltage         0.4         V           VTH_VADJ         VPWM high voltage         2.5         V   | .,                            | UVLO                                   |                         |     | 2    |             | V     |  |
| VOVP         Output over voltage threshold         110         %           VUVP         Output under voltage threshold         50         %           VADJ, IADJ         VTH_VADJ (Note 4) VPWM low voltage         VPWM low voltage         0.4         V           VPWM high voltage         2.5         V  | V <sub>BSTUV</sub>            | UVLO Hysteresis                        |                         |     | 300  |             | mV    |  |
| V <sub>UVP</sub> Output under voltage threshold         50         %           VADJ, IADJ         VTH_VADJ (Note 4)         VPWM low voltage         0.4         V           VPWM high voltage         2.5         V  |                               |  |                         |     |      |             |       |  |
| VADJ, IADJ           V <sub>TH_VADJ</sub> (Note 4)         VPWM low voltage         0.4         V           VPWM high voltage         2.5         V   | V <sub>OVP</sub>              | Output over voltage threshold          |                         |     | 110  |             | %     |  |
| V <sub>TH_VADJ</sub> (Note 4)         VPWM low voltage         0.4         V           VPWM high voltage         2.5         V  | V <sub>UVP</sub>              | Output under voltage threshold         |                         |     | 50   | · <u></u> - | %     |  |
| V <sub>TH_VADJ</sub> (Note 4) VPWM high voltage 2.5 V   | VADJ, IADJ                    |  |                         |     |      |             |       |  |
| V <sub>TH_VADJ</sub> VPWM high voltage 2.5 V  | (Note 4)                      | VPWM low voltage                       |                         |     |      | 0.4         | ٧     |  |
| V <sub>TH_IADJ</sub> <sup>(Note 4)</sup> IPWM low voltage 0.4 V   |                               | VPWM high voltage                      |                         | 2.5 |      |             | V     |  |
|   | V <sub>TH_IADJ</sub> (Note 4) | IPWM low voltage                       |                         |     |      | 0.4         | V     |  |



 PL56001

 IPWM high voltage
 2.5
 V

 T<sub>SD</sub><sup>(Note 4)</sup>
 Thermal Shutdown Threshold
 150
 °C

 T<sub>HYS</sub><sup>(Note 4)</sup>
 Thermal Shutdown Hysteresis
 20
 °C

#### Notes:

4) Guaranteed by design.



## **8 Typical Characteristics**





Fig.6 Start up waveform, lout =0A

Fig.7 Start up waveform, lout =3A
















### 9 Detailed Descriptions

#### 9.1 Overview

PL56001 is a PWM controller, designed for high performance synchronous Buck DC/DC applications with input voltages 4.5 V to 32 V (36 V maximum).

PL56001 employs Constant ON time control. The switching frequency could be set to 150kHz, 300kHz, 600kHz or 1200kHz based on different resistor value between FREQ pin and GND pin. The device also features a programmable soft-start function and offers all kinds of protection features including cycle-by-cycle current limiting, input under voltage lockout (UVLO), output over voltage protection (OVP), input Over Voltage Protection, thermal shutdown and output short protection etc.

### 9.2 Functional Block Diagram




Fig. 22 PL56001 Block Diagram

PL56001

#### 9.3 Enable/UVLO

When EN is greater than 1.2V operating threshold, the control loop starts to work and regulate output to target voltage. When EN pin is below the standby threshold (1.1V typical), PL56001 stops working with only LDO is active to power MCU. EN is pulled high to 4V internally using a 2Meg resistor.

#### 9.4 Over current Protection and short circuit protection

PL56001 provides cycle-by-cycle current limit to protect against over current and short circuit conditions. When VOUT is drop to UV threshold, PL56001 will go into hiccup mode to lower down power consumption.

### 9.5 Average Output Current Limiting

PL56001 provides optional average current limiting capability to limit either the output current. The average current limiting circuit uses an additional current sense resistor connected in series with the input supply or output voltage of the converter. A current sense gm amplifier with inputs at the CSP and CSN pins monitors the voltage across the sensing resistor and compares it with an internal 40 mV reference. If the drop across the sense resistor is greater than 40 mV, the gm amplifier regulates COMP voltage to lower down input or output current. The target constant current is given by Equation 1:

$$I_{CL(AVG)} = \frac{40 \, mV}{R_{SNS}} \tag{1}$$

The average current loop can be disabled by shorting CSP to CSN.

#### 9.6 Frequency Setting (FREQ) and frequency dithering

PL56001 switching frequency can be programmed at 150 kHz, 300 kHz or 600 kHz and 1200 kHz by voltage at FREQ pin to GND. When FREQ is connected to AGND, the switching frequency is set at 150 kHz. When FREQ is connected to VDD, the switching frequency is set at 300 kHz. A voltage divider between VDD and GND pin can be used to program switching frequency if 600 kHz or 1200 kHz is required.

#### 9.7 Integrated Gate Drivers

PL56001 provides two N-channel MOSFET gate drivers: high-side gate drivers at the HG pin, and low-side drivers at the LG pin. Each driver is capable of sourcing 2 A and sinking 2 A peak current.

#### 9.8 Thermal Shutdown

PL56001 is protected by a thermal shutdown circuit that shuts down the device when the internal junction temperature exceeds 160°C (typical). The soft-start capacitor is discharged when thermal shutdown is triggered and the gate drivers are disabled. The converter automatically restarts when the junction temperature drops by the thermal shutdown hysteresis of 15°C below the thermal shutdown threshold.

#### 9.9 VREF and IREF

VREF pin is the final reference voltage used in the voltage regulation loop. When VADJ is connected to VDD, VREF will be 2V in discharging mode and 1.8V in charging mode. When VADJ is connected to a PWM signal, PWM signal will first be chopped to 2V and filter out using an internal resistor and external capacitor on VREF pin. The capacitor on VREF pin is also acting as soft-start capacitor at power up or in output voltage transition period. It is recommend using a relatively large capacitor such as 470nF for VREF pin and IREF pin.

The same mechanism works for IADJ and IREF pin.



### 10 Applications and Implementation

The typical application on the first page is a basic PL56001 application circuit. External component selection is driven by the load requirement, and begins with the selection of RS1, RS2 and the inductor value. Next, the power MOSFETs need to be selected. Finally, CIN and COUT are selected. This circuit can be configured for operation up to an input voltage of

### 10.1 R<sub>cs</sub> Selection

As shown in Figures 23, output current sense resistor RCS should be placed between the bulk capacitor for VBUS and the decoupling capacitor. A low pass filter formed by RF and CF is recommended to reduce the switching noise and stabilize the current loop. If output current limit is not desired, then CSP/CSN pins should be shorted to either VBUS.Place CSP/CSN symmetrically and keep them away switching signals such as BST SW, VIN, VBUS etc.

#### 10.2 Inductor Selection

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. The inductor value has a direct effect on ripple current. The inductor current ripple  $\Delta I_L$  is typically set to 20% to 40% of the maximum inductor current in the boost region at  $V_{IN(MIN)}$ .

For a given ripple, the inductance terms in continuous mode are as follows:

$$L > \frac{V_{\text{OUT}}^*(V_{\text{IN}(\text{MAX})} - V_{\text{OUT}})^* 1000}{f^* \Delta I_L^* V_{\text{IN}(\text{MAX})}} \text{ uH}$$
 (2)

where: f is operating frequency, kHz

V<sub>IN(MIN)</sub> is minimum input voltage, V

V<sub>IN(MAX)</sub> is maximum input voltage, V

V<sub>OUT</sub> is output voltage, V

∆I<sub>L</sub> is maximum inductor ripple current, A, usually select 20~40% maximum output current.

For high efficiency, choose an inductor with low core loss, such as ferrite. Also, the inductor should have low DC resistance to reduce the I2R losses, and must be able to handle the peak inductor current without saturating. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor.

#### 10.3 C<sub>IN</sub> and C<sub>OUT</sub> Selection

Input capacitor C<sub>IN</sub> is driven by the need to filter the input square wave current. Use a low ESR capacitor sized to handle the maximum RMS current, input RMS current is given by:

$$I_{CIN} = I_{OUT(MAX)} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(3)

This input current has a maximum at  $V_{IN} = 2V_{OUT}$ ,  $I_{CIN(MAX)} = I_{OUT(MAX)}/2$ .

The effects of ESR (equivalent series resistance) and the bulk capacitance must be considered when choosing the right capacitor for a given output ripple voltage.

V<sub>OUT</sub> ripple is given by:

$$\Delta V_{OUT} \leq \Delta I_L^* \left( ESR + \frac{1}{8^* f^* C_{OUT}} \right)$$
 (4)

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

#### 10.4 Power MOSFET Selection and Efficiency Considerations

PL56001 requires two external N-channel power MOSFETs, the top switches Q1 and the bottom switches Q2. Important parameters for the power MOSFETs are the breakdown voltage V<sub>BR, DSS</sub>, threshold voltage V<sub>GS,TH</sub>, on-resistance R<sub>DS(ON)</sub>, reverse transfer capacitance C<sub>RSS</sub> and maximum current I<sub>DS(MAX)</sub>. The drive voltage is set by the 6.6V VCC supply to make the MOSFET's selection more flexible.

#### 10.5 Output voltage setting

The PL56001 output voltage is set by an external feedback resistive divider carefully placed across the output capacitor. The 1% resistance accuracy of this resistor divider is preferred. The resultant feedback signal is compared with the

DS-PL56001-Rev. 0.9 www.szxunrui.cn 12 of 15



## PL56001

internal precision 2V voltage reference by the error amplifier. The output voltage is given by the equation:

$$V_{OUT} = 2V * \left(1 + \frac{R_1}{R_2}\right) \tag{5}$$

Where  $R_1$  is the upper resistor and  $R_2$  is the lower resistor in the feedback network.



### 11 PCB Layout

#### 11.1 Guideline

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- 1. The feedback network, resistor R1 and R2, should be kept close to the FB pin. Keep VBUS sensing path away from noisy nodes and preferably through a layer on the other side of shielding layer.
- The input /output bypass capacitor must be placed as close as possible to the VIN/VBUS pin and ground.
  Grounding for both the input and output capacitors should consist of localized top side planes that connect to the
  GND pin and PAD. It is a good practice to place a ceramic cap near the VIN and VBUS pin to reduce the high
  frequency injection current.
- 3. Current sensing pairs (CSP,CSN) need to be placed carefully, Layout the lines symmetrically and keep them away from noisy nodes such as BST, SW, HG, LG etc. Connect these nodes directly to the two terminals of current sensing resistors Rcs1, Rcs2 to form an accurate Kelvin connection.

#### 11.2 Application Examples





Fig. 23 Application Schematic (VABT:24V VBUS:12V IOUT:7A)








Fig. 25 Bottomlay



## 12 Packaging Information

